The increasing size and complexity of computer systems has created the need to develop new techniques to facilitate the design and evaluation of developing architectures.
ciated with using simulation in developing computer systems. First, traditional simulation approaches are not flexible enough to permit easy extension or modification of the model. While most simulators are parametrized to provide flexibility, parameterization alone is not adequate to permit the modification and extension required for developing architectures. Second, traditional simulation approaches are computation intensive, slowing development and prohibiting simulation of large programs. To address the first problem, we use an object-oriented design for our simulator to produce a flexible, extensible model. To address the second problem, we incorporate the decode step of processor simulation into the state of each instruction object, saving the time to simulate the decode during execution.
We have implemented a prototype of our design and initial experiments with the objectoriented prototype, coded in C++, ran twice as fast as another prototype that we implemented using the traditional approach to simulation where the simulator was written in C.
INTRODUCTION
The increasing size and complexity of computer sys-these approaches have been used successfully in developing We have implemented a prototype of our design and initial experiments with the object-oriented prototype, coded in C++, ran twice as fast as another prototype that we implemented using the traditional approach to simulation where the simulator was written in C. However, almost twice as much memory was required to execute the object-oriemted simulator over the traditional simulator. Our current focus is only on execution-driven simulation.
Further work will address the reusability y of our design and the components it produced in the construction of trace-driven simulators. The remainder of this paper is organized as follows.
In the next section, we provide background about trace-driven and execution-driven simulation together with information about the target architecture of our simulator: the Pentium Pro Processor. In section 3, we present the object model for our simulator together with discussion about the advantages of our design. In section 4 we describe our prototype and in section 5 we discuss our experiments and give concluding remarks.
BACKGROUND
In this section, we provide background about simulators and processors. We begin by discussing two techniques applied to processor simulation: trace-drwen and execution-driven simulation.
We then overview recent trends in processor design with special emphasis on the Pentium Pro processor by Intel, selected because of its complexity and the challenge it introduces to simulator development.
Processor Simulation
The classic approach to simulating existing or devel- Although recent research has produced reliable execution driven simulators (Malloy 1993; Philip 1992) , the classic, time-honored approach to processor simulation is trace-driven simulation.
Trends in Processor Design, The Pentium Pro
In the earliest stored-program computers, hardware was expensive so that early processor designers produced a machine with a single register for arithmetic instructions.
Since all operations would accumulate in a single register, it was called an accumulato~the EDSAC computer was a single accumulator machine. This early design philosophy was replacecl by more elaborate schemes, since hardware became progressively less expensive.
Recent processor designs combine a lush supply of registers with multiple instructions issued on each execution cycle and elaborate memory hierarchies.
An extremely efficient microarchitecture, the Pentium Pro Processor by Intel, has recently been presented that combines innovations resulting in processor speeds that significantly exceed the 100 MHz Pentium Processor, though it is manufactured with the same semiconductor process that produced the Pentium Processor. The Pentium processor is superscalar, using five stages to extract high throughput. Hc~wever, the 
